The emerging applications of wireless networks enforce new challenges in design of algorithms and communication protocols. In such scenario of challenges, coding for error control has be- come extremely important to provide robust communication and maintain quality of service. One method to improve Bit Error Rate (BER) while maintaining high data reliability, is to use an error correction technique like the Viterbi algorithm. The Viterbi algorithm provides an efficient method for Forward Error Correction (FEC) that improves channel reliability. As constraint length associated with input bits increases it needs to implement it with lesser computations and lesser hardware to decode the original data. Therefore Dynamic Viterbi Algorithm is used for decoding which reduces error probability, computation and employ lesser hard- ware with increased speed. The purpose of this paper is to understand Viterbi Algorithm, Adaptive Viterbi Algorithm and to find the alternative to shortcomings in the design and implement the idea on a hardware.
